

0321.68261



PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Andrew B. Kahng
Serial No.: 10/670,134
Conf. No.: 2537
Filed: 9/24/2003
For: FLOORPLAN EVALUATION, GLOBAL
ROUTING, AND BUFFER INSERTION FOR
INTEGRATED CIRCUITS
Art Unit: 3661
Examiner: Unassigned

I hereby certify that this paper is being deposited with the United States Postal Service as FIRST-CLASS mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

March 3, 2004

Arik B. Ranson

Date

Registration No. 43,874

F-CLASS.WCM

Appr. February 20, 1998

Attorney for Applicant(s)

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. §1.97(b) within either of the following time periods, whichever occurs last:

- (a) within three months of either the filing date of the national application or the date of entry into the national stage; or
- (b) before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. §1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

300 South Wacker Drive – Suite 2500
Chicago, Illinois 60606
Telephone: (312) 360-0080
Facsimile: (312) 360-9315
Customer Number 24978

By: Arik B. Ranson
Arik B. Ranson
Registration No. 43,874

0321.68261



PATENT APPLICATION

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Andrew B. Kahng
Serial No.: 10/670,134
Conf. No.: 2537
Filed: 9/24/2003
For: FLOORPLAN EVALUATION, GLOBAL
ROUTING, AND BUFFER INSERTION FOR
INTEGRATED CIRCUITS
Art Unit: 3661
Examiner: Unassigned

I hereby certify that this paper is being deposited with the United States Postal Service as FIRST-CLASS mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

March 3, 2004

Chris B. R.

Date
F-CLASS.WCM

Registration No. 43,874

Appr. February 20, 1998

Attorney for Applicant(s)

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. §1.97(b) within either of the following time periods, whichever occurs last:

- (a) within three months of either the filing date of the national application or the date of entry into the national stage; or
- (b) before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. §1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

300 South Wacker Drive – Suite 2500
Chicago, Illinois 60606
Telephone: (312) 360-0080
Facsimile: (312) 360-9315
Customer Number 24978

By: _____

Chris B. R.
Arik B. Ranson

Registration No. 43,874

Form PTO-1449 U.S. Department of Commerce
(Rev. 8-88) Patent and Trademark Office

Attorney Docket No.:
0321.68261


Serial No.:
10/670,134

INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

Applicant:
Andrew B. Kahng

Filing Date:
9/24/2003

Group:
3661



✓	Albrecht, "Global Routing by New Approximation Algorithms for Multicommodity Flow", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20(5), May 2001, pp. 622-632.
✓	Alpert et al., "A practical methodology for early buffer and wire resource allocation", Proc. DAC, 2001, pp. 189-194.
✓	Alpert et al., "A practical methodology for early buffer and wire resource allocation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22(5), 2003, pp. 573-583.
✓	Alpert et al., "Minimum buffered routing with bounded capacitive load for slew rate and reliability control", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 3, March 2003, pp. 241-253.
✓	Alpert et al., "Is wire tapering worthwhile?", Proc. ICCAD, 1999, pp. 430-435.
✓	Carden et al., "A global router using an efficient approximate multicommodity multiterminal flow algorithm", Proc. DAC, 1991, pp. 316-321.
✓	Carden et al., "A Global Router with a Theoretical Bound on the Optimum Solution", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996, pp. 208-216.
✓	Chen et al., "The Berkeley building-block (BBL) layout system for VLSI design", VLSI 83, Proceedings of the IFIP TC WG 10.5 International Conference on Very Large Scale Integration, Trondheim, Aug. 1983, pp. 37-44.
✓	Chen et al., "BBL: A Building Block Layout System for Custom Chip Design", Proc. IEEE Int. Conf. on Computer-Aided Design, Sept. 1983, pp. 40-41.
✓	Cong et al., "Performance optimization of VLSI interconnect layout", Integration 21 (1996), pp. 1-94.
	Cong, "Pin Assignment with Global Routing for General Cell Design," IEEE Trans. on CAD 10(11) (1991), pp. 1401-1412.
	Cong, et al., "Buffer block planning for interconnect-driven floorplanning", Proc. ICCAD, 1999, pp. 358-363.
	Dai et al., "Simultaneous floor planning and global routing for hierarchical building-block layout", IEEE Trans. on CAD 6(5) (1987), pp. 828-837.
	Dragan et al., "Practical approximation algorithms for separable packing linear programs", Proc. 7th Workshop on Algorithms and Datastructures (WADS), 2001, pp. 325-337.
	Dragan et al., "Provably good global buffering by generalized multiterminal multicommodity flow approximation", IEEE Transactions on Computer-Aided Design, 21(3), March 2002, pp. 263-274.
	Dragan et al., "Provably good global buffering by multiterminal multicommodity flow approximation", Proc. ASP-DAC, 2001, pp. 120-125.
	Dragan et al., "Provably good global buffering using an available buffer block plan", Proc. ICCAD, 2000, pp. 104-109.
	Fleischer, "Approximating fractional multicommodity flow independent of the number of commodities", SIAM J. Discrete Math., 13(4), (2000), pp. 505-520.

Examiner

Date Considered

*Examiner:

Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office		Attorney Docket No.: 0321.68261	Serial No.: 10/670,134
INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)		Applicant: Andrew B. Kahng	
		Filing Date: 9/24/2003	Group: 3661
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)			
	Garg et al., "Faster and simpler algorithms for multicommodity flow and other fractional packing problems", Proc. 39th Annual Symposium on Foundations of Computer Science, 1998, pp. 1-10.		
	Phillips, "The network inhibition problem", Proc. 25th Annual ACM Symposium on Theory of Computing", 1993, pp. 776-785.		
	Raghavan et al., "Randomized rounding: a technique for provably good algorithms and algorithmic proofs", Combinatorica, 7 (1987), pp. 365-374.		
	Tang et al., "Planning buffer locations by network flows", Proc. ISPD, 2000, pp. 180-185.		
Examiner		Date Considered	
*Examiner:	Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.		